We propose to use the dominant time constant of a resistor-capacitor RC circuit as a measure of the signal propagation delay through the circuit. We show that the dominant time constant is a quasiconvex function of the conductances and capacitances, and use this property to cast several interesting design problems as convex optimization problems, speci cally, semide nite programs SDPs. For example, assuming that the conductances and capacitances are a ne functions of the design parameters which is a common model in transistor or interconnect wire sizing, one can minimize the power consumption or the area subject to an upper bound on the dominant time constant, or compute the optimal tradeo surface between power, dominant time constant, and area. We will also note that, to a certain extent, convex optimization can beused to design the topology of the interconnect wires.
Introduction
Determining the optimal dimensions of the transistors and interconnect wires in a digital circuit involves a tradeo between signal delay, area, and power dissipation. The conventional approach to optimal sizing is based on linear RC models and on the Elmore delay as a measure of signal propagation delay. This approach nds its origins in the work of Elmore Elm48 , Rubinstein, Pen eld and Horowitz RPH83 , and Fishburn and Dunlop FD85 . In particular, Fishburn and Dunlop were rst to observe that under certain conditions the resistors form a tree with the input voltage source at its root and all capacitors are grounded the Elmore delay o f a n R C circuit is a posynomial function of the conductances and capacitances. This observation has the important consequence that convex programming, speci cally geometric programming, can be used to optimize Elmore delay, area, and power consumption. Geometric programming forms the basis of the TILOS program and of several extensions and related programs developed since then FD85, HSFK89, SSVFD88, ME87, SRVK93, Sap96 .
In this paper we propose to use the dominant time constant as an alternative to the Elmore delay. The resulting method has two important advantages over methods based on Elmore delay optimization. First, a far wider class of circuits can behandled, including for example circuits with capacitive coupling between the nodes. We will give a n example that illustrates the practical signi cance of this extension. Second, the dominant time constant of a general RC circuit is a quasiconvex function of the design parameters, and it can be optimized using convex optimization techniques speci cally, semide nite programming. The Elmore delay, on the other hand, leads to convex optimization problems only for a very special class of circuits which excludes, for example, circuits with loops of resistors. Moreover practical experience suggests that the numerical values of Elmore delay and dominant time constant are usually close.
The method will be illustrated with ve examples Section 5. The rst two of these examples x5.1 and x5.2 are applications that can also be handled with classical Elmore delay optimization. They are included to show that, where they both apply, dominant time constant and Elmore delay minimization give very similar results. The next two examples x5.3 and x5.4 are applications that cannot be handled using Elmore delay minimization because of the presence of resistor loops in the circuit. These two examples will illustrate that, to a certain extent, convex optimization can be used to design the topology of the interconnect wires. The fth example x5.5 is the best illustration of how much more general the new technique is. Here we simultaneously determine the optimal sizes of interconnect wires and the optimal distances between them, taking into account capacitive coupling between neighboring wires. We will see that optimizing dominant time constant allows us to control not only the signal propagation delay, but also indirectly the crosstalk between the wires. This is not possible with Elmore delay minimization, since the Elmore delay is only de ned for circuits with grounded capacitors. This example is of practical importance in deep submicron technologies where the coupling capacitance can besigni cantly higher than the plate capacitance.
The outline of the rest of the paper is as follows. In x2 we describe the circuit model considered in the paper and the special cases that we will encounter. We also explain how these di erent R C circuit models arise in MOS transistor and interconnect wire sizing. In x3 we discuss three de nitions of signal propagation delay. In x4 we show that optimizing the dominant time constant leads to semide nite programming problems, a special class of convex optimzation problems for which v ery e cient methods have recently been developed. Section 5 contains the ve examples. In Section 6 we relate the three de nitions of signal propagation delay. Section 7 gives a short discussion of the computational complexity.
2 Circuit models
General RC circuit
We consider linear resistor-capacitor RC circuits that can bedescribed by the di erential equation C dv dt = ,Gvt , ut; 1 where vt 2 R n is the vector of node voltages, ut 2 R n is the vector of independent voltage sources, C 2 R nn is the capacitance matrix, and G 2 R nn is the conductance matrix see Figure 1 . Throughout this paper we assume that C and G are symmetric and positive de nite i.e., that the capacitive and resistive subcircuits are reciprocal and strictly passive. In a few examples and the appendix we will also consider the case in which C and G are only positive semide nite, i.e., possibly singular. We are interested in design problems in which C and G depend on some design parameters x 2 R m . Speci cally we assume that the matrices C and G are a ne functions of x, i.e., Cx = C 0 + x 1 C 1 + + x m C m ;G x = G 0 + x 1 G 1 + + x m G m ; 2 where C i and G i are symmetric matrices.
We will refer to a circuit described by 1 and 2 as a general RC circuit. We will also consider several important special cases, for example circuits composed of two-terminal elements, circuits in which the resistive network forms a tree, or all capacitors are grounded. We describe these special cases now. 
RC circuit
When the general RC circuit is composed of two terminal resistors and capacitors and the independent voltage sources we will refer to it as an RC circuit. More precisely, consider a circuit with N branches and n + 1 nodes, numbered 0 to n, where node 0 is the ground or reference node. Each branch k consists of a capacitor c k 0, and a conductance g k 0 in series with a voltage source U k see Figure 2 . Some branches can have a zero capacitance or a zero conductance, but we will assume that both the capacitive subnetwork i.e., the network obtained by removing all resistors and voltage sources, and the resistive subnetwork i.e., the network obtained by removing all capacitors are connected.
We denote the vector of node voltages by v 2 R n , the vector of branch voltages by V 2 R N and the vector of branch currents by I 2 R N . The relation between branch voltages and currents is I k = c k dV k dt + g k V k , U k ; k = 1 ; : : : ; N :
3 To obtain a description of the form 1, we introduce the reduced node-incidence matrix A 2 R nN and de ne C and G as C = A diagcA T ; G = A diaggA T : with the rst N + components of c, and A + is the matrix formed by the rst N + columns of A i.e., the reduced node-incidence matrix of the capacitive subnetwork. Since a reduced node-incidence matrix of a network is of full row rank if and only if the network is connected, A + must have rank n, and hence C must be positive de nite. In a similar way one can show that G is positive de nite if the resistive subnetwork is connected. Using Kirchho 's laws AI = 0 and V = A T v, it is now straightforward to write the branch equations 3 as 1 with u = G ,1 A diagg U. For future use we note that for this class of circuits C and G have the following well-known form: for i = 1 ; : : : ; n ,
where the summations extend over all branches connected to node i, and, for i; j = 1 ; : : : ; n , i 6 = j , G ij = , X k2Ni;j g k ; C ij = , X k2Ni;j c k where the summations are over all branches between nodes i and j. In particular, the diagonal elements of C and G are positive and the o -diagonal elements are negative. It can also be shown that the matrices R = G ,1 and C ,1 are elementwise nonnegative. From the expressions for the matrices G and C 4, we see that they are a ne functions of the design parameters x, if each of the conductances g k and capacitances c k is.
Grounded capacitor RC circuit
It is quite common that all capacitors in the RC circuit are connected to the ground node. In this case the matrix C is diagonal and nonsingular if there is a capacitor between every node and the ground. We will refer to circuits of this form as grounded c apacitor RC circuits.
Grounded capacitor RC tree
The most restricted class of circuits considered in this paper consists of grounded capacitor RC circuits in which the resistive branches form a tree with the ground node as its root. Moreover only one resistive branch is connected to the ground node, and it contains the only voltage source in the circuit. An example is shown in Figure 3 .
Note that the resistance matrix R = G ,1 for a circuit of this class can bewritten down by inspection:
R ij = X resistances upstream from node i and node j ; 5 4 i.e., to nd R ij we add all resistances in the intersection of the unique path from node i to the root of the tree and the unique path from node j to the root of the tree. For the example in Figure 3 , we obtain R = where r i = 1 =g i .
One can also verify that in a grounded capacitor RC tree with input voltage v in t, the vector ut in 1 is equal to ut = v in te where e is the vector with all components equal to one.
Applications
Linear RC circuits are often used as approximate models for transistors and interconnect wires. When the design parameters are the physical widths of conductors or transistors, the conductance and capacitance matrices are a ne in these parameters, i.e., they have the form 2.
An important example is wire sizing, where x i denotes the width of a segment of some conductor or interconnect line. A simple lumped model of the segment consists of a section: a series conductance, with a capacitance to ground on each end. Here the conductance is linear in the width x i , and the capacitances are linear or a ne. We can also model each segment by many such sections, and still have the general form 1, 2.
Another important example is an MOS transistor circuit where x i denotes the width of a transistor. When the transistor is`on' it is modeled as a conductance that is proportional to x i , and a source-to-ground capacitance and drain-to-ground capacitance that are linear or a ne in x i .
Delay
We are interested in how fast a change in the input u propagates to the di erent nodes of the circuit, and in how this propagation delay varies as a function of the resistances and capacitances. In this section we i n troduce three possible measures for this propagation delay: the threshold delay, which is the most natural measure but di cult to handle mathematically; the Elmore delay, which is widely used in transistor and wire sizing; and the dominant time constant. We will compare the three delay measures in the examples of x5 where we will observe that their numerical values are usually quite close. More theoretical details on the relation between these three measures will bepresented in x6, including some bounds that they must satisfy. Also note that in a grounded capacitor RC tree, the steady-state node voltages are all equal. When discussing RC trees, we will therefore assume without loss of generality that the input switches from zero to one at t = 0 , i.e., v , = 0 , v + = e in 6, or, for the autonomous model, that v0 = e in 7.
Threshold delay
In many applications the natural measure of the delay a t n o d e k is the rst time after which v k stays below some given threshold level 0, i.e.,
T thres k = inff T j j v k t j for t T g:
We will call the maximum threshold delay to any node the critical threshold delay of the circuit: T thres = maxfT thres 1 ; : : : ; T thres n g = inff T j kvtk 1 for t T g; where k k 1 denotes the in nity norm, de ned by kzk 1 = max i jz i j. The critical threshold delay is the rst time after which all node voltages are less than .
The critical threshold delay T thres depends on the design parameters x through 7, i.e., i n a v ery complicated way. Methods for direct optimization of T thres are ine cient and also local, i.e., not guaranteed to nd a globally optimal design. 
Elmore delay
In Elm48 , Elmore introduced a measure of the delay to a node that depends on C and G hence, x in a simpler way than the threshold delay, and often gives an acceptable approximation to it. The Elmore delay to node k is de ned as
While T elm k is always de ned, it can be interpreted as a measure of delay only when v k t 0 for all t 0, i.e., when the node voltage is nonnegative. Which is the case, as we mentioned, in grounded capacitor RC circuits with v0 0.
In the common case that the voltages decay monotonically, i.e., dv k t=dt 0 for all t 0, we have the simple bound T thres T elm k ; which can bederived as follows. Assuming v k is positive and nonincreasing, we must have v k t for t T thres k . Hence the integral of v k must exceed T thres k see Figure 4 . The monotonic decay property holds, for example, for grounded capacitor RC trees see RPH83, Appendix C .
We can express the Elmore delay in terms of G, C, and v0 as T elm k = e T k G ,1 C v 0 where e k is the kth unit vector. Thus the vector of Elmore delays is given by the simple expression RCv0, where R = G ,1 is the resistance matrix. We de ne the critical Elmore delay as the largest Elmore delay at any node, i.e., T elm = max k T elm k . 
Dominant time constant
In this paper we propose using the dominant time constant of the RC circuit as a measure of the delay. We start with the de nition. Let 1 ; : : : ; n denote the eigenvalues of the circuit, i.e., the eigenvalues of ,C ,1 G, or equivalently, the roots of the characteristic polynomial detsC +G. They are real and negative since they are also the eigenvalues of the symmetric, negative de nite matrix C 1=2
,C ,1 G C ,1=2 = ,C ,1=2 GC ,1=2 which is similar to ,C ,1 G. We assume they are sorted in decreasing order, i.e., 0 1 n :
The In most cases, v k contains a term associated with the largest eigenvalue 1 , in which case we simply have T dom k = ,1= 1 .
The dominant time constant T dom k measures the asymptotic rate of decay of v k t, and there are several ways to interpret it. For example, T dom k is the smallest numberT such that jv k tj e , t=T holds for some and all t 0.
The critical dominant time constant is de ned as T dom = max k T dom k . Except in the pathological case when v0 is de cient in the eigenvector associated with 1 , w e have T dom = ,1= 1 : 10 In the sequel we will assume this is the case.
Note that the dominant time constant T dom is a very complicated function of G and C, i.e., the negative inverse of the largest zero of the polynomial detsC + G. The dominant time constant can also be expressed in another form that will be more useful to us:
This form has another advantage: it makes sense and provides a reasonable measure of delay in the case when C and G are only positive semide nite i.e., possibly singular. We will see this in several of the examples; the details are given in Appendix A.
4 Dominant time constant optimization
In this section we show how several important design problems involving dominant time constant, area, and power, can be cast as convex or quasiconvex optimization problems that can besolved very e ciently.
Dominant time constant speci cation as linear matrix inequality
The i.e., as the design parameters vary on a segment between two values, the dominant time constant is never any more than the largest of the two dominant time constants at the endpoints. Linear matrix inequalities have recently been recognized as an e cient and uni ed representation of a wide variety of nonlinear convex constraints. They arise in many di erent elds such as control theory and combinatorial optimization for surveys, see BEFB94, NN94, VB96, LO96, Ali95 . Most importantly for us, many convex and quasiconvex optimization problems that involve LMIs can be solved with great e ciency using recently developed interior-point methods.
Optimization over LMIs
Here we brie y describe several common convex and quasiconvex optimization problems over LMIs.
The most common problem is semide nite programming SDP, in which w e minimize a linear function subject to a linear matrix inequality: minimize c T x subject to Ax 0; 
Minimum area subject to bound on delay
We now return to circuit optimization problems. We suppose the area of the circuit is a linear or a ne function of the variables x i . This occurs when the variables represent the widths of transistors or conductors with lengths xed as l i , in which case the circuit area has the form a 0 + x 1 l 1 + + x m l m where a 0 is the area of the xed part of the circuit.
We can minimize the area subject to a bound on the dominant time constant T dom T max , and subject to upper and lower bounds on the widths by solving the SDP
l i x i subject to T max Gx , Cx 0 x min x i x max ; i = 1 ; : : : ; m :
17 By solving this SDP for a sequence of values of T max , we can compute the exact optimal tradeo between area and dominant time constant. The optimal solutions of 17 are on the tradeo curve, i.e., they are Pareto optimal for area and dominant time constant.
Minimum power dissipation subject to bound on delay
The total energy dissipated in the resistors during a transition from initial voltage v to nal voltage 0 or between 0 and v is the energy stored in the capacitors, i.e., 1 = 2v T Cv. Therefore for a xed clock rate and xed probability of transition, the average power dissipated in proportional to
which is a linear function of the design parameters x. Therefore we can minimize power dissipation subject to a constraint on the dominant time constant by solving the SDP minimize v T Cv subject to T max Gx , Cx 0 x min x i x max ; i = 1 ; : : : ; m :
W e can also add an upper bound on area, which is a linear inequality. By solving this SDP for a sequence of values of T max , we can compute the optimal tradeo between power dissipation and dominant time constant. By adding a constraint that the area cannot exceed A max , and solving the SDP for a sequence of values of T max and A max , we can compute the exact optimal tradeo surface between power dissipation, area, and dominant time constant.
Minimum delay subject to area and power constraints
We can also directly minimize the delay subject to limits on area and power dissipation, by solving the GEVP minimize T subject to T G x , C x 0 x min x i x max ; i = 1 ; : : : ; m f T i x g i ; i = 1 ; 2 with variables x and T, where the linear inequalities limit area and power dissipation.
Comparison with Elmore delay optimization
We brie y describe how Elmore delay can be optimized, in order to compare it with the methods for dominant time constant optimization we have described above. Elmore delay is optimized only in a very special case: grounded capacitor RC trees where each conductance is proportional to exactly one variable. We conclude this section by listing some limitations of the Elmore delay, and contrasting them with the dominant time constant. The main di erence is that the dominant time constant always leads to tractable convex or quasiconvex optimization problems, with no restrictions on circuit topology. In particular:
The circuits may contain loops of resistors. Although for grounded capacitor RC circuits with loops of resistors, the Elmore delay is still a meaningful approximation of signal delay see Lin and Mead LM84 and Wyatt Wya85, Wya87 , it does not have a simple posynomial form as it does for RC trees, and convex optimization cannot be used to minimize it. The circuits may contain non grounded capacitors i.e., the matrix C in 1 may be nondiagonal. As we h a v e seen, the voltages v k t can be negative in this case, and the Elmore delay is not a good measure for signal delay. Elmore delay gives the delay from one input node to one output node. The dominant time constant applies also to circuits with multiple input voltages.
The Elmore delay in an RC tree is a posynomial function if the conductances depend on one variable only. For dominant time constant optimization the conductance and capacitances can begeneral a ne functions of the variables. The examples in the next section will illustrate these di erences. The rst two are applications to which Elmore delay w ould also apply, with very similar results. The third and fourth example illustrate the application to circuits with loops of resistors. The fth example has non-grounded capacitors. 5 Examples
Wire sizing
In the rst example we consider the problem of sizing an interconnect wire that connects a voltage source and conductance G to a capacitive load C. We divide the wire into 20 segments of length l i , and width x i , i = 1; : : : ; 20, which is constrained as 0 x i W max .
We include this constraint just to show that it is readily handled. The total area of the interconnect wire is therefore P i l i x i . We use a model of each wire segment, with capacitors i x i and conductance i x i . This is shown in Figure 5 .
We used the following parameter values in our numerical simulation: G = 1 : 0 ; C = 1 0 ; l i = 1 ; i = 1 : 0 ; i = 0 : 5 ; W max = 1 : T o minimize the total area subject to the width bound and a bound T max on dominant time constant, we solve the SDP By solving this SDP for a sequence of values of T max that range between 300 and 2000, we can compute the optimal area-delay tradeo for this example, which is shown in Figure 6 . We emphasize that the tradeo curve shown is the absolute tradeo curve between the competing objectives, i.e., area and dominant time constant. This is a consequence of the guaranteed global optimality of the solutions computed using semide nite programming. The general shape of the tradeo curve is not a surprise: by increasing total area, we can reduce the dominant time constant. In this case the optimal tradeo curve happens to be approximately hyperbolic, i.e., it is approximately described by area T dom 5000: the minimum value of the area-delay product is 4700 and the maximum value is 6180. Figure 7 shows the solution x at the four points marked on the tradeo curve. The general shape of these plots match what we would expect. The interconnect wire decreases in size as we move from the drive end towards the other end, since less current is needed to charge or discharge the capacitances farther down the line. As expected, this e ect is more pronounced in the large, fast design a, and much less evident in the small, slow design d. We can see that the wire width limit becomes active only when the dominant time constant speci cation is smaller than 400 or equivalently, the total area exceeds 14.5. Figure 8 shows the step responses at the 21 nodes along the wire, for the two solutions marked a and d on the tradeo curve. Note that in design d the voltage at the rst nodes along the wire increases faster than in design a, while the response at the end of the wire is much slower. This is easily explained. Since the capacitors in design d are much smaller than in a, the voltage at the rst nodes increases faster than in a. However, since the resistances along the wire are larger in d, the voltages at the last stages increase much more slowly. The dashed lines indicate the dominant time constant and the Elmore and 50-threshold delays at the end node. We see that in both cases the dominant time constant is a reasonable approximation of the 0.5-threshold delay, and that T elm and T dom are very close.
Finally, note that the circuit is a grounded capacitor RC tree, and therefore the same designs could be done using Elmore delay instead of dominant time constant. In this example, simple wire sizing via dominant time constant optimization seems to produce results very close to wire sizing via Elmore delay optimization. Step responses for the solution marked a. Right. Step responses for the solution marked d. The vertical lines show T thres , the 50 threshold delay i.e., = 0 : 5 at the output node, T dom , the dominant time constant, and T elm , the Elmore delay. 5.2 Combined sizing of drivers, repeaters, and wire W e also impose a maximum wire width of 2. We want to minimize area subject to bound on the combined delay T dom 1 + T dom 2 of the two stages. However, the sum of two quasiconvex functions is not quasiconvex, and therefore, minimizing the total area subject to a bound on T dom 1 + T dom 2 is not a convex optimization problem. A reasonable sub-optimal solution consists in dividing the total allowed delay equally over the two stages. In other words we will replace the nonconvex constraint T dom 1 + T dom 2 T max by two convex constraints where G 1 2 R 2121 is the conductance matrix of stage 1, C 1 2 R 2121 is a diagonal matrix with the total capacitance at the nodes of stage 1 as its elements, G 2 2 R 2121 is the conductance matrix of stage 2 and C 2 2 R 2121 is a diagonal matrix with the total capacitance at the nodes of stage 2 as its elements. Note that the two stages are almost uncoupled; only the size of the second repeater d 2 couples the two stages, since it varies the capacitive load on the end of the rst wire, and also determines the drive conductance for the second wire.
The tradeo curve computed by solving the SDP 21 for a sequence of values T max is shown in Figure 10 . The solution marked a is shown in Figures 11 and 12 . Step responses for solution a. The gure shows the step response at the last node of the rst wire, assuming that the output of the rst driver goes up at t = 0 , and the step response at the last node of the second wire assuming that the output of the second driver goes up at t = T dom 
Wire sizing and topology design
In the third example we size the wires for an interconnect circuit with four nodes, as shown in Figure 13 . This example illustrates two important extensions. First, the topology of the circuit is more complex; the wires do not even form a tree. As a result, conventional Elmore delay minimization, based on geometric programming, cannot beapplied. Elmore delay minimization for circuits with meshes yields hard non-convex optimization problems. Secondly, w e will use this example to illustrate that, to a certain extent, convex optimization can beused to design the topology of interconnections. Note that this is an example of a grounded capacitor RC circuit.
The numerical values of the parameters are: G = 0 : 1 ; C = 1 0 ; 1 = 2 = 1 0 ; 3 = 100; 4 = 5 = 1 ; i = 1 : 0 ; l i = 1 :
Since we take l i = 1 , the area of the circuit is simply P 6 i=1 x i . Figure 14 shows the optimal tradeo curve b e t w een area and dominant time constant. In this example the tradeo curve has interesting structure, with three`regions' that correspond to di erent interconnect topologies see below. and therefore the assumptions we made in x2 do not hold. In particular, the equation detC + G = 0 has an in nite number of solutions, so the numberof eigenvalues of the pencil G; ,C is in nite. However, the dominant time constant T dom = min fT j T G , C 0 g is still well de ned, and yields T dom = 600. We will discuss the case of singular G or C in more detail in Appendix A. The right half of Figure 15 shows the step responses at the di erent nodes, and the values of the dominant time constant and the critical Elmore delay the Elmore delay at node 3. We can observe that the critical Elmore delay and the dominant time constant are quite close, and that the dominant time constant is a reasonable approximation for the 50-threshold delay at the output node.
Note also the interesting fact that for design b, the interconnect circuit has loops, which is certainly not a conventional design. Nevertheless this circuit has smaller area than any loop-free design with the same dominant time constant. Note that we h a v e fteen wires connecting the nodes, whereas only ve are needed to connect them. In this example, as in the previous example, we will use dominant time constant optimization to determine the topology of the bus as well as the optimal wire sizes x ij : optimal x ij 's which are zero correspond to unused wires. The bus can be driven from any node. When node i drives the bus, the ith switch is closed and the others are all open.
Tri-state bus sizing and topology design
In this example we optimize a tri-state bus connecting six nodes. The example will again illustrate that dominant time constant minimization can beused to indirectly design the optimal topology of a circuit.
The model for the bus is shown in Figure 16 . Each pair of nodes is connected by a wire shown as a dashed line, which is modeled as a -segment, as shown at right in the gure. Since in the optimal designs many of the wire segments will have width zero, it is perhaps better to think of the fteen segments as possible wire segments. The capacitance and the conductance of the wire segment b e t w een node i and node j depend on its physical dimensions, i.e., on its length l ij and width x ij : the conductance is proportional to x ij =l ij ; the capacitance is proportional to x ij l ij . The lengths of the wires are given; the widths will beour design variables. The total wire area is P i j l ij x ij . The bus can be driven from any node. When node i drives the bus, the ith switch is closed and the others are all open. Thus we really have six di erent circuits, each corresponding to a given node driving the bus. To characterize the threshold or Elmore delay of the bus we need to consider 36 di erent delays: the delay t o n o d e i when node j acts as driver. We are interested in the largest of these 36 delays, i.e., the delay for the worst drive receive pair. To constrain the dominant time constant, we require that the dominant time constant of each of the six drive con guration circuits has dominant time constant less than T max . In The wire sizes are limited to a maximum value of 1:0. We assume that the geometry of the bus is as in Figure 17 , and that the length l ij of the wire between nodes i and j is given by the`1-distance Manhattan distance between points i and j in Figure 17 . Figure 18 shows the tradeo curve b e t w een maximum dominant time constant T dom and the bus area. This tradeo curve w as computed by solving the following SDP for a sequence T max Gx + GE kk ,Cx0; k = 1 ; : : : ; 6 : Here x denotes the vector with components x ij in any indexing order,Gx denotes the conductance matrix of the circuit when all switches are open, and Cx is the diagonal matrix with as its ith element the total capacitance at node i. The matrix E kk is zero except for the kth diagonal element, which is equal to one. The six di erent LMI constraints in the above SDP correspond to the six di erent R C-circuits we h a v e to consider. The conductance matrix for the circuit with switch k closed isG with G added to its kth diagonal element, so the kth LMI constraint states that the dominant time constant of the circuit with switch k closed is less than T max . Figure 19 shows the optimal widths for the two solutions marked a and b on the tradeo curve. The connections in the gure are drawn with a thickness proportional to x ij . Note however that the scales are not the same in the left and right gure. Note again that the topology of both designs are di erent: Solution a, which is faster, uses more connections than solution b. Also note that in both cases the optimal topologies have loops.
Figure 20 shows all step responses for both solutions. The results con rm what we expect. The smallest delay arises when the input node is 1 or 2 the two top rows in the gure, since they lie in the middle. The delay is larger when the input node is one of the four other nodes. Note that, in both solutions, T dom is equal in four of the six cases. Step responses.
Step responses for solution a left and solution b right. The gures in the top row are the step responses when switch 1 is closed, the second row shows step responses when switch 2 is closed, etc. Each plot gives the step responses at the six di erent nodes of the circuit. We also indicate the values of the dominant time constant, the critical Elmore delay, and the critical 50-threshold delay.
Again the Elmore delay is slightly higher than dominant time constant and the dominant time constant is roughly equal to the 50-threshold delay. 
Combined wire sizing and spacing
The examples so far involved grounded capacitor RC circuits. This section will illustrate an important advantage of dominant time constant minimization over techniques based on Elmore delay: the ability t o take into account non-grounded capacitors. The problem is to determine the optimal sizes of interconnect wires and the optimal distances between them. We will consider an example with three wires, each consisting of ve segments, as shown in Figure 21 . The optimization variables are the widths w ij , and the distances s 1 and s 2 between the wires.
The RC model of the three wires is shown in Figure 22 . The wires are connected to a voltage source with output conductance G at one end, and to capacitive loads at the other end. As in the previous examples, each segment is modeled as a -segment, with conductance and capacitance proportional to the segment width w ij . The di erence with the models used above is that we include a parasitic capacitance between the wires. We assume that there is a capacitance between the jth segments of wires 1 and 2, and between the jth segments of wires 2 and 3, with total values inversely proportional to the distances s 1j and s 2j , respectively. To obtain a lumped model, we split this distributed capacitance over two capacitors: the capacitance between segments j of wires 1 and 2 is lumped in two capacitors with value =s 1 j ,placed between nodes j and j + 6 , and between nodes j + 1 and j + 7, resp; the total capacitance between segments j of wires 2 and 3 is lumped in two capacitors with value =s 2 j , placed between nodes j + 6 and j + 12, and between nodes j + 7 In the calculations we will use the numerical values G = 100; C 1 = 1 0 ; C 2 = 2 0 ; C 3 = 3 0 ; = 1 ; = 0 : 5 ; = 2 : W e also impose the constraints that the distances s ij between the wires must exceed 1.0, and that wire widths are less than 2.0. Figure 10 shows the tradeo between the total width s 1 + s 2 of the three wires, and the dominant time constant of the circuit. Figures 24 through 26 illustrate the solution marked a on the tradeo curve, i.e., a solution with large dominant time constant and small area. The thickest wire is number three, since it drives the largest load, the thinnest wire is number one, which drives the smallest load. Note that although the wires clearly taper o toward the end, there is a very slight increase in the width of wires 1 and 3 at segments 2 and 3. We also see that the smallest distance between the wires is equal to its minimum allowed value of 1.0, which means that the cross-coupling did not a ect the optimal spacing between the wires. Figure 25 shows the output voltages for steps applied to one of the wires, while the two other input voltages remains zero. In Figure 26 we show the e ect of applying a step simultaneously at two inputs, while the third input voltage remains zero. larger than the minimum allowed value of 1.0. The other gures show the output voltages for the same situations as above.
Note that we can not guarantee that the peak due to crosstalk stays under a certain level. This would be a speci cation in practice, but it is di cult to incorporate into the optimization problem. However we in uence the level indirectly: minimizing the dominant time constant makes the cross-talk peak shorter in time since the dominant time constant determines how fast all voltages settle around their steady-state value. Indirectly, this also tends to make the magnitude of the peak smaller as can be seen by comparing the crosstalk levels for the two solutions in the examples.
A practical heuristic based on the dominant time constant minimization that would guarantee a given peak level is as follows. We rst solve a problem as above, i.e., minimize area subject to a constraint on the dominant time constant. Then we simulate to see if crosstalk level is acceptable. If not, we increase the spacing of the wires until it is. Then we determine the optimal wire sizes again, keeping the wires at least at this minimum distance. This iteration is continued until it converges. The dominant time constant of the nal result will be at least as good as the rst solution and the cross talk level will not exceed the maximum level.
Some relations between the delay measures
In this section we derive several bounds between the three delay measures. The results allow us to translate upper bounds on T dom into upper bounds on Elmore delay and threshold delays. Some of the bounds will turn out to be quite conservative. As the examples of previous section show, the 50 threshold delay, the Elmore delay, and the dominant time constant are much closer in practice than the bounds derived here would suggest.
Bounds on node voltages
We start by rewriting 7 as vt = e , C , 1 Gt v0 = C ,1=2 e ,C ,1=2 GC ,1=2 t C 1=2 v0; and use the second form to derive an upper bound on kvtk 1 : kvtk 1 = C 1=2 e ,C ,1=2 GC ,1=2 t C ,1=2 v0 1 C 1=2 1 e ,C ,1=2 GC ,1=2 t 1 C ,1=2 1 kv0k 1 p n 1 C 1=2 e ,C ,1=2 GC ,1=2 t kv0k 1 = p n 1 C 1=2 kv0k 1 e ,t=T dom ; 24 where the condition number 1 is de ned as 1 A = k A k 1 k A , 1 k 1 , and kAk denotes the spectral norm of A, i.e., its largest singular value. The rst inequality follows from the submultiplicative property of the matrix norm kABk 1 k A k 1 k B k 1 and the de nition of the in nity-induced matrix norm kAxk 1 k A k 1 k x k 1 . The second inequality follows from the relation between the in nity-induced and the spectral norm of a matrix kAk 1 p nkAk for A 2 R mn . In the last line we used the fact the largest eigenvalue of the symmetric matrix e ,C ,1=2 GC ,1=2 t is e ,t=T dom , and that the largest eigenvalue and the spectral norm of a positive de nite symmetric matrix coincide.
Note that for diagonal C = diagC 1 ; : : : ; C n w e h a v e 1 C 1 = 2 = max i C i 1=2 =min j C j 1=2 .
For grounded capacitor RC circuits with v0 0 we can also derive a lower bound on kvtk 1 Threshold delay and Elmore delay We have already seen that T thres T elm = when the voltage decays monotonically.
For a grounded capacitor circuit we can also put together bounds 28 and 27, which yields T elm T thres p n 1 C 1=2 kv0k 1 logv min 0= ; and, for a grounded capacitor RC tree, T elm T thres p n 1 C 1=2 1 log1= :
Summary Table 1 summarizes the bounds for grounded-capacitor RC trees, for which we have a complete set of upper and lower bounds. As an illustration, we evaluate the upper and lower bounds for the RC tree of the example in x5.1. We obtain T dom T elm 4:58 1 C 1=2 T dom : The lower bound turns out to be quite close T elm T dom + 6 7 o v er the entire range of computed values of T dom . The upper bound however turns out to bevery conservative it ranges from 7842 for T dom = 370 to 8289 for T dom = 2000. The other examples con rm this observation that the bounds of this section are sometimes quite conservative in practice.
7 Conclusions
Computational complexity of dominant time constant minimization
We conclude with some discussion of the complexity of dominant time constant minimization via semide nite programming. For more numerical details on interior-point methods for SDP we refer to the survey papers VB96, LO96 .
Two factors determine the overall complexity: the total number of iterations and the amount of work of one iteration. It can be shown that the number of iterations to solve an SDP to a given accuracy grows at most as O p n log1= , where n is the size of the matrix Ax in 13 NN94 . In practice the performance is even better than suggested by this worst-case bound. The numberof iterations usually lies between 5 and 50, almost independently of problem size. For practical purposes it is therefore fair to consider the total number of iterations as constant, and to regard the work per iteration as dominating the overall complexity.
Each iteration involves solving a large system of linear equations to compute search directions. Little can be said about the complexity of this computation since it largely depends on the amount of problem structure that can beexploited. If the problem has no structure, i.e., if the matrices A i in 13 are completely dense, then the cost of one iteration is Omn 3 + m 2 n 2 . This is the case for the general-purpose SDP software sp and sdpsol VB94, WB96 , which were used for the numerical examples in this paper. These codes solve problems up to several hundred variables without di culty, but become impractical for larger problems, since they do not exploit problem structure. In all practical applications, however, there is a great deal of structure that can beexploited, and specialized codes are orders of magnitude more e cient than the general-purpose software see for a few examples, VB95, BVG94 .
SDP problems arising in dominant time constant minimization possess two forms of sparsity that should beexploited in a specialized code. First, the capacitance and conductance matrices C and G are usually sparse matrices indeed C is often diagonal. Secondly, each variable x i a ects only a very small number of elements of C and G i.e., the di erent matrices C i and G i in 2 are extremely sparse.
General conclusions
Fishburn and Dunlop make an interesting remark in the conclusion of their paper on the TILOS program FD85, x10 . They address the question whether it is justi ed to assume perfect step inputs, or whether the program should take into account a more realistic input waveform:
Although there exist several static timing analyzers and a transistor sizer that take i n to account input waveform shape, we hesitate to do so without a convexity proof in hand. If a more accurate model turns out to be non-convex, there is always the danger that the optimizer might become trapped in a local minimum that is not a global minimum, resulting in a more pessimal solution than the less acurate model.
A similar argument can be made in favor of the approach in this paper. Accurate expressions for the delay in transistor circuits are important for simulation and timing veri cation, and approximations based on the rst few moments seem to be very well suited for this purpose see, for example, PR90, FF95, GGV94b, GGV94a . For delay optimization, however, these expressions lead to complicated non-convex optimization problems, with possibly many local minima. This is already the case for the Elmore delay the rst moment of the transfer function of a grounded capacitor RC circuit with loops of resistors. Optimizing the dominant time constant on the other hand leads to tractable convex optimization problems even in general RC circuits.
